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FOREWORD
Auburn Research Foundation submitted a proposal which resulted
in Contract NAS8-I1251 on May l, 1964. The contract was awarded
by the George C. Marshall Space Flight Center, National Aeronautics
and Space Administration, Huntsville, Alabama, and was active until
November 30, 1965.
This report is a summary of the work accomplished by the Elec-
trical Engineering Department, Auburn University, in the performance
of the contract.
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SUMMARY
The scope of work for Contract NAS8-I1251 included the develop-
ment of requirements, design, and fabrication and testing of an
antenna system suitable for use withAROD transponder stations.
A suitable design was determined to consist of a direction finding
device coupled with the required logic to electronically scan an
antenna array.
Initial work began with the evaluation of a commercial circularly
polarized antenna for use as a tracking element. Development then
began on an elliptically polarized antenna to be used as an element
in a direction finding array. More recent work has ended in the
development of a direction finding array employing crossed dipoles
as the array elements.
The tracking array requires the use of logic circuitry in order
to employ the direction finder information. This circuitry allows
the various antenna elements of the scanning array to be fed with a
signal of the proper phase. The beam of the tracking antenna is
scanned by changing the phase of the input signal to the individual
elements which make up the array.
A prototype of a phase shifting device and a solid-state driver
to activate this device were developed and constructed
o.o
VIII
A program was devised to compute the antenna pattern of the
scanning array for various scan angles using an IBM 7040 digital
computer. This program includes the effects of mutual coupling be-
tween the antenna elements. This study is the subject of Technical
Report Number 4.
Five technical reports were completed under contract NAS8-I1251.
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I. INTRODUC T ION
E.R. Graf, C.C. Carroll, H.P. Neff,Jr., R.J. Coleman
J.W. Rogers, J.L. Hilburn, P. Johnson, Jr.,and W.F. Hayes
Contract NAS8-I1251 was the result of a technical proposal sub-
mitted to the George C. Marshall Space Flight Center. The Electrical
Engineering Department of Auburn University, under the auspices of
the Auburn Research Foundation, proposed to conduct studies pertaining
to a prototype antenna system to be used with AROD transponder stations.
Due to the complexity of the entire system the following dis-
cussion is presented in component parts. The system is as follows:
(A) Direction Finding System - The system consists of a direc-
tion finder antenna and the associated electronics necessary to mea-
sure the phase of an incoming signal. The antenna ideally should be
onmi-directional and able to respond to a signal of any polarization.
A prototype model consisting of four crossed-dipole elements located
at an optimum position above a ground plane approaches the desired
characteristics.
(B) Switching System or Logic - A logic network is required to
convert the output of the direction finding system to a form which is
usable by the electronic scanning array. The information from the
direction finder is digitized through an analog to digital converter.
This provides eight digital inputs, represented in an appropriate
binary code, to a basic combinational switching network. The switching
I
2network provides 140 digital outputs that switch the electronically
scanned antenna phasing devices.
(C) Phase Shifter - The phase of each subradiator in the scanning
array will be controlled by a phase shifter. The phase shifter is
digital and produces a total phase shift of 360 ° in 22,5 ° increments.
A prototype model employs transmission line segments terminated in
diodes, A phase reference is determined by a single state of the
diode. A phase differential is obtained by changing the state of
the diode. This changes the reflection coefficient and produces a
discrete phase shift. The prototype employs PIN type diodes in a
printed strip line configuration.
A solid-state driver is employed to provide the necessary bias
to change the state of the diode.
(D) Electronically Scanned Antenna Arrays - The tracking antenna
will actually consist of two antennas; a receiving array operating at
a center frequency of 2.214 GHz with a 30MHz bandwidth and a trans-
mitting array with 1.80 GHz as the center frequency with a 30 MHz
bandwidth. A digital computer has been used to study the beam shape
for various pointings. The prototype antenna consists of thirty six
elements. Each element is a crossed-slot, cavity backed antenna phased
to give circular polarization when the array is in the in-phase con-
dition. The single element or subradiator of the array achieves ellip-
tical polarization with only one input to the cavity by the use of a
parasitic feed coupled to the input.
II. THEORETICAL DISCUSSION
The theoretical discussion is submitted in the following parts:
A. Direction Findin B System
B. Digital Switching System
C. Electronic Phase Shifter
D. Electronically Scanned Antenna Arrays
A. Direction Finding S_st_m
i. The System in General
The purpose of the direction finding system under development is
to measure the direction of arrival of an incoming signal. This is
to be accomplished by electronic means.
The direction finding antenna is an array of dipole elements.
The direction of the incoming signal is determined by measuring the
phase difference of the received signal at selected elements in the
array. It is necessary to examine the antenna pattern to establish
the receiving properties of the array. The array consists of four
elements. These elements are composed of two crossed dipole
antennas. The crossed elements are necessary for the array to respond
to a signal of any polarization. The array may be thought of as
composed of two parts; a vertical array of dipoles, and a horizontal
array of similar antennas. A matrix system of phase lines allows
the desired signal to be extracted from the antenna array. The
signals obtained are voltages with associated phase angles. These
are proportional to the direction cosines of the signal arriving at
the array.
2. Theory
An ideal direction finding antenna for the system under develop-
ment would possess a hemispherical radiation pattern and respond
equally well to both 8 and _ polarization. This is necessary since
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Fig. 2--The coordinate system.
7the received signal will, in general, exhibit bothof the aforesaid
polarizations.
The receiving characteristics of the antenna may be obtained by
consideration of the antenna as a transmitting element. The far-zone
radiation field is composed of two parts,
Ee= -jcq_ [ AxCOS@COS_ +AyCOS@sin_ - Azsin8 ] (1)
and
E¢ =-j0_ [- Axsin_ +_cos_ ] - (2)
The receiving characteristics are seen to depend on the polarization
and magnetic vector components Ax, _ and A z.
The theory of the direction finding array may be arrived at by con-
sideration of a four element array of point sources as shown in Figure 3.
The following system of simul_aneous equations describes the array.
V I fl(e,_)eJkac°s@x
= = IIZII + 12Z12 + 13Z13 + 14Z12
V2 f2 (e, _ )eJkac°SeY= = IIZI2 + 12Z11 + 13Z12 + 14Z13
V3 f3(e,_)e -jkac°sex
= = 11Z13 + 12Z12 + 13Zll + 14Z12
V4 f4(e,_)e -jkac°s@y
= = IIZI2 + 12Z13 + 13Z12 + 14ZII
(3)
z@
@
Y
P
Fig. 3 --A four element array of isotropic antennas.
9In these equations ZII is the sumof the self impedance of each
element and the input impedance to the line, ZI2 is the mutual
impedance between one element and its nearest adjacent antenna, and
ZI3 is the mutual impedance between one element and the element dia-
metrically opposite. The individual elements of the array must be
in the same environment for the system equations above to be valid.
The conditions
f2(@,_) = fl(8, ¢ + _) (4)
f3(@,¢) = fl(S, ¢ + _) (5)
3_t
f3(e,,) = fl(e, + (6)
satisfy this requirement.
i
In equations (3)
kacos@ x = - c_ (7)
kacose = -cm
Y
(8)
where c = 12.8 °. This is determined from the properties of the
scanning array. The integers _ and m vary between _ 7 and govern
the beam pointing. Equations (7) and (8) may be substituted into
i0 4
equations (3). Inspection of these equations reveals _ and m appear
as phase angles (with a scale factor C) on the antenna terminal
voltages. The quantities to be measured include the mutual impedance,
but if the elements are identical the equations may be uncoupled. The
scheme for accomplishing this depends on forming the sequence voltages
VR(0) , VR(1)and VR(2). In this notation the superscript indicates
the sequence number.
The zero sequence_ VR (0), is formed by summing all the terminal
voltages across a common load, R, through equal length transmission
lines. This gives:
VR (0) = [I I + 12 + 13 + 14] R, and (9)
V [fle-JC_ + f2e-jCm + f3eJC_ + f4eJCm] =
(IO)
VR(0)= VR [fle'JC_+f2e-jCm+f3eJC_+f4ejcm] (II)
ell+ 2z12+ Zl3
The zero sequence impedance, Z (0), fs defined as:
z(O) • .
--Zll+ 2z12+ z13= IZ(0)le3*O (12)
11
A consequence of this is
VR(O)
=71 eVR -J_o [fle-JC_ + f2e-J cm + f3 ejc_ + f4ejcm] .
(13)
one-sequence, VR(1) , is formed by adding at a commonThe resis-
tance,R, the antenna voltage VI, the antenna voltage V2 through a
3_kkline, the antenna voltage V3 through a _ line and the antenna
4 2
k
voltage V4 through a _ line. This gives
VR(1) =V I+jv 2-v 3- jV4.
In a similar manner,
VR(2) = V1 - V2 + V3 - V4, and
(3)
V R = V 1 - jV 2 - V3 + jV4
When the indicated operations are carried out, the result is
VR -J_o [ -jc_ -jcm
VR(O)
= e L fie + f2eIz(° I + f3ejc_ + f4ejcm]
(1) VR e-J*l [fle-JC_
vR iz(i)I
-jcm jc_
+ Jr2 e - f3e
- if4 ejcm]
12
(2) VR -Jd_2 [fle-JC._
V R - iz(2)--_-e
(3) _ VR e-J_3 L[fle-JC_v
. f2e-J cm + f3 ejc_ _ f4 ejcm]
_ jf2 e-jcm _ f3 ejc'_ + jf4 ejcm]
(14)
Z (0) + 2Z12 + = IZ(0)le j*°,
= ZII ZI3 ,(15)
z(1) = Iz(1)Ie-JCz,
= ZII - ZI3 (16)
Z (2) = ZII - 2Z12 + ZI3 = IZ(2)l e -j_2, and (17)
z(3) = z(1). (18)
Thus, by using phased transmission lines and simple passive com-
biners ik is possible to form the sequence voltages and uncouple the
system equations. There is one step remaining before the sequence
voltages may be utilized to obtain _ and m. The presence of the
sequence impedance in each of the sequence voltages makes the coeffi-
VR -J_n unequal for n = 0,1,2 and 3. This difficulty
may be removed by a simple normalization process.
The normalized sequence voltages may now be written:
13
(0) -jc_ f3eJC_VRN = fie + f2e-jCm + + f4ejcm
(I) = fle-JC_ + Jf2e-jCm _ f3eJC_ _ Jf4eJCmVRN
(2) " -
VRN = fl e-jc_ . f2e-jCm + f3e3 c_ _ J4eJ cm
(19)
VRN(3) = fle-JC _ . Jf2e-JC m _ f3eJC_ + Jf4eJCm .
The voltages for determining _ and m are now formed in a manner
similar to that used in forming the sequence voltages, that is,
I-(0) (1) (2) (3)7
v_ --LVRN - VR_ +VRN - VRN J,
or (20)
V2 = 4f3(e,$)e jc_, and (21)
_(2) ..(3)7v_ = v_ ) +jv_ ) - VRN -JV_Nj, or (22)
Vm = 4f4(8 ,$)e jcm . (23)
A reference signal for phase measurements is needed, and in this
_(0) may be used therefore,
case VRN
f3eJC_Vref = V(0)RN = fle'jc_ + f2e-jcm + + f4eJCm (24)
14
The three terminal voltages are,
_(o)
Vre f = VRN
V_ = 4f3eJC_, and (25)
Vm = 4f4e-]Cm
A phase measuring device will now measure c_ and cm. This is the basic
scheme of direction finding by a phase measurement.
The problem now becomes one of determining a suitable antenna
to use in place of the hypothetical isotropic radiator. A dipole
was chosen as the array element. In the vertical position this element
will not respond to _ polarization and will have a null at @ = 0 since
the pattern factor for the dipole is
cos(fcose)
f1(8,¢) = (26)
sine
The addition of a horizontal ring of dipole elements will allow the
array to respond to ¢ polarization. The problem caused by the dipole
(2)
factor may not be solved _ue to certain properties of the array.
The lack of signal along the polar axis (0 = 0) may be used if
properly interpreted by the phase measuring equipment. An array
15
which appears to incorporate the best features of this type system
is shown in Figure 4 The horizontal part is a four element array
of dipoles with their feed points at the same locations as those of
the vertical elements.
The system equations previously developed hold; with the
exception that the angular dependence of each element (element factor)
will have to be substituted into the set.
The sequence voltages may now be formed. The equations are
normalized and recombined to yield the following results.
Case I. e polarization
2c,os(_/2cose)
Vref,v = sin e cos(=/2sinecos¢) + cos(_/2sinesin¢)]
4cos(_/2cose) jc_
V_, v sin 0 e (27)
4cos(_/2cose) jcm
Vm, v = sin e e
_osesin¢cos(_/2sinesin¢)sin(_/2sinecos¢)
V' = 2j [ i - sin2esin2¢
ref, h
- cosecos¢cos (_/2sin@cos$ _sin_/2 (sinSs in¢) ]
1 - sin2ecos2¢ J
V' 4cosesin¢cos(_/2sinesin¢) jc_
_,h = i - sin 2 esin2¢ e
(28)
V' = -4cosecos¢cos(_/2sin@cos¢) eJcm
m,h I - sin2@cos2¢
16
Case II. ¢ Polarization
)sin(_/2sinecos¢)Vref, h = 2j I - sin28sin2_
+ sin_cos(_/2sinScos_)sin(_/2sinesin_)1
I - sin2ecos2_ J
V_, h =
4cos¢cos(_/2sinesin¢) eJC_
I - sin2esin2_
V = 4sin¢cos(_/2sinecos¢) ejcm
m,h I - sin2ecos2_
(29)
In these equations v and h refer to the vertical and horizontal ele-
ments respectively. Figures 5 thru 8 demonstrate the directional
characteristics of the required signal. The ordinary dipole pattern
factors V_v and V are shown in Figure 9.
m_
The antenna system is subject to degradation by multlpath signal.
The performance of a phase measuring system is especially susceptible
to multipath since it must measure the direction of an incoming signal.
The greatest source of multipath signals is usually the ground
surrounding the antenna. The magnitude of the multipath signal will
vary with the reflection coefficient of the earth surrounding the
antenna. A series of experimental test were performed to determine
how the reflection coefficient could be reduced by placing absorbent
17
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material around the antenna. These test show the reflection coeffi-
cient was reduced for some polar angles, but nulls in the radiation
patterns occurred at other angles which were not present without
the absorbing material.
It was decided the best way to resolve the difficulty in a
predictable maimer was to build the antenna system above a meta!!ic
ground plane. In this manner the reflection coefficient will be
known and have a value of approximately unity.
The introduction of the ground plane will result in the forming
of a two element array, the D.F. antenna and its image. This effect
may be taken into account by nmltiplying each term in the system
equations by an array factor. Figure I0 shows the vertical and hori-
zontal image array factors for h = k/4. The terms referring to a
horizontal element must be multiplied by 3
Fih = 2jsin(khcos@)e -jkhc°s@ (30)
and the vercal elements by
Fir = 2cos(khcose)e jkhc°s@, (31)
where h is the height above the ground plane. Figure II shows the
angle es a function of antenna height above ground. These terms are in-
troduced into equations (27),(28) and (29) accompanied by an angle 6.
This angle is used to distinguish the cases of @-polarization and _-
polarization. For @ polarization alone j--0, and for _-polarization only,
6= _. The resulting equations for an antenna height of k/4 are:
2
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V l!
ref,v
-j_:/2cos@
= 4cos_cos (_/2cose)e V
refer
= 8cos_cos (_/2cos@)e- J_/2c°S_v ejc_
_,v
= 8coscxcos (_/2cose)e -j_/2c°sOV eJCm
m,v
(32)
V I!
ref,h
-j _/2cose
=-4 sin(_/2cos@)e
' + sin0_/re f,hi
ref,h
' 7 jc_V" = 8jsin(_/2cosS)e -j_/2c°sO cos_V_, n + sir_V e
_,h _,h
(33)
(_/2cosG)e_J_/2cos8 V S_Vm ] jcm= 8jsin co + sin_ eL ,h Vm, h
where (32) applies to the ring of vertical elements and (33) applies
to the ring of horizontal elements.
An inspection of equations _) shows that the vertical ring
performs as desired. This result obviously occurs due to the fact
that the radiation functions are independent of _. Equations (_3)
are more complicated, requiring the use of a computer. In order to
determine the performance of the horizontal ring the equations were
calculated with _ as the independent variable and with @ and _ as
parameters.
The direction finding system is also required to furnish a
signal for the station control receiver. This signal should be
28
derived from the particular antenna radiation functions which are
independent of direction. In this manner the signal will have a
hemispherical characteristic insofar as direction is concerned. Of
course, as in any antenna system mounted above a ground plane, there
will be a null in the received signal at 8 = _/2 for ¢ polarization.
_"L_eother polarization t_j will provide -o signal at this angle. A
combination of the voltages already derived in the system will serve
as the station control receiver signal. This is a linear combination
of the zero-sequence voltage from the vertical ring and the one-
sequence voltage from the horizontal ring. The resulting signal will
approximate that described above.
A block diagram of the direction finding system is shown in
Figure 12. The signal from each antenna element is amplified in an
r.f. amplifier and divided into phase lines and combiners. This is
the matrix system which forms the sequence voltages. The sequence
voltages are normalized, as mentioned earlier, and then recombined
in another matrix system to form the signals whose phase is to be
measured. In each case the phase lines are coaxial transmission
lines whose lengths differ by one quarter wavelength at the operating
frequency (138 M_). T he combiners and dividers are actually the same
device, constructed from passive elements. Transmission line type
diode switches are employed to switch the desired signals into the
phase measuring equipment. To insure proper operation of the phase
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measuring equipmen%amplifier-limiters are used ahead of the converter.
In order to operate at frequencies within the bandwidth of the phase
meter, a two-channel converter-local oscillator is employed at this
point in the system. The phase meter produces an analog output. The
complete system timing is controlled by clock pulses formed in the
logic circuitry mentioned elsewhere in this report.
B. Digital Switchin_ System
I. The System in General
The processing of the information from the direction finder to the
drivers of the phase-shifting array is accomplished with the use of
the digital switching system shown in Figure (13). The quantities
and m are multiplied in the direction finder so that the output of the
phase meter represents their values, alternatingly, with an analog
voltage range of 0.0 volts to -1.8 volts. The digitized values of
and m are produced at the output of the analog-to-digital converter in
dc output registers with outputs ABCD and EFGH for _ and m respectively.
With ABCDEFGH as inputs, the combinational switching network
provides the Yl through YI40 outputs that are required to control the
phase-shifting array. To supply coincident inputs to the phase-shifting
array and the required switching time, an output hold network is used
with fast switching elements that advances Y1 through YI40 to Z 1
through ZI40, respectively, with each clock pulse received from
the system clock. The values of Z 1 through ZI40 are held until
new values of Yl through YI40 are available at the output of the com-
binational switching network. These new values of Yl through YI40
are advanced through the hold network to up-date Z 1 through ZI40 coin-
cidentally with the next clock pulse from the system clock.
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Basic Clock
and Pulse
Generator
Gate
: Output
Amplifier _ Hold
Network
Trigger for A/D Converter
Fig. 14--System clock.
fi
(-6v)
Set Level Input
Reset Level Input
AC Input (Trigger)
I.
Set Output (-6V)
Fig. 15--An Output hold circuit.
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2. System Clock
The system clock consists of three components that are shown in
Figure 14. The basic component is a clock which includes a self
starting multivibrator circuit, a pulse shaper, and pulse amplifiers.
The frequency of operation is adjustable with a particular frequency
obtained by selection of an appropriate capacitor. Assertion and
negation pulse outputs are provided. In this case an output pulse
occurs at I/2 second intervals. The second component shown in
Figure 14 , and fabled "Gate" consists of a counter and a logic AND-
gate. The AND-gate is inhibited for alternate pulses so that every
other pulse from the basic clock is passed through to the amplifier.
The amplifier just mentioned is the third component in the system
clock, and consists of eight non-inverting power amplifiers. Each
amplifier output is connected to supply a trigger signal to a group
of flip-flops. The flip-flops that require a trigger signal are in
the output hold circuits for the over all system.
Characteristics of the basic clock are given in this paragraph.
There are two outputs from the basic clock. At the assertion output
terminal there is a negative six volt pulse occuring at 1/2 second
intervals with a pulse width of i0 milliseconds. The rise time
(typical value) is 0.025 microseconds and a typical value for fall
time is 0.05 microseconds. The trailing edge of alternate pulses
from the assertion terminal is used to trigger the output hold circuits.
The negation output waveform is a series of pulses rising from (-6)
35
volts to zero volts. The pulse interval and width is the same as
the interval and width at the assertion output. The leading edge
(positive transition) of each pulse from the negation output is used
to trigger the analog-to-digital converter.
The "Gate" component of the system clock is used to transmit
only alternate pulses from the assertions output to the ampl_fier.
A multi-purpose flip-flop is used to count pulses from the basic
clock. The set output terminal of the flip-flop is alternately at
logic one (-6V) or logic zero (0V). A two input AND-gate,having one
input from the set output of the counter and the other input from the
basic clock, transmits only alternate pulses.
The amplifier section is used to supply trigger signals to each
of the output hold circuits of the overall system. Each individual
amplifier has an output capability (maximum) to drive 14 of the output
hold flip-flops. The output waveform of these amplifiers can have
typical values for rise time of 0.025 microsecond and a fall time of
0.04 microsecond. The fast output transition is obtained by using
the "totem pole" configuration.
3. Output Hold Network
There are seventy logic functions which must be connected to a
set of one hundred-forty output terminals. The logic functions are
derived from a combinational circuit during an interval. At the end
of the interval the logic functions are switched to the output ter-
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minals. Two pulse intervals from the system clock are taken to derive
the logic functions with switching taking place at the end of each
second pulse. A typical hold circuit is shown below in Figure 15.
The hold circuit shown includes an inverter and a flip-flop.
An a.c. trigger signal applied to the a.c. input will change the
output of the =I__ _1_ _ ---.
_-_v_ only case the _nput signal fi is different
from the existing output. For example, if the output is a logic
one (-6V) and f. is a logic zero (OV), the output will change to
l
a logic zero (0V) when an a.c. signal is applied. This means thet
the output is held at which ever logic input is present when an a.c.
signal is applied. The output is held until the next alternating
current signal is applied. The inverter is needed because a logic
zero (OV) is required at a level input to cause a change in state of
the flip-flop when an a.c. trigger signal is applied. The delay of
the inverter in one of the inputs to the flip-flop is of no conse-
quence. This is because the delay is very much less than the interval
between the trigger inputs. The output waveform of the flip-flop has
typical values for rise time of 0.025 microsecond and for fall time
0.05microsecond.
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C. Electronic Phase Shifter
I. Analysis of the Hybrid Ring
At present there are two methods of achieving phase control at
microwave frequencies. One is by making use of the phase properties
of ferrites and the second by using diode switches. At higher fre-
quencies, ferrites seem, at present, to have distinct advantages.
At S-band frequencies (I.55GHz to 5.2GHz) the advantage is not so
pronounced and diode methods are more competitive. Due to system
requirements of I00 n sec. switching speed, and phase control in
discrete increments, the diode method was selected.
The diode method has three different configurations by which
phase can be controlled in steps. One method is actually switching
in and out of the transmission line, sections of line whose length
differentials result in a phase shift. A switched line phase shifter
is shown in Figure 16a. It must be noticed in this scheme that each
switch acts as an on-off device and four diodes are necessary for
each phase increment.
A second method makes use of periodic loading of the transmission
line at quarter wave intervals. In this case, reactances are switched
in and out with diode pairs. A schematic is shown in Figure 16b.
Two diodes are required for each phase increment; however, the phase
differentials are relatively small (_ 22.5 °) so that a large number
of pairs are necessary for 360 ° shift capability.
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Fig. 16a--Three-bit switched line phase shifter.
Fig. 16b--Periodically loaded transmission line phase shifter.
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A third method is usually referred to as the reflection method.
Phase control by the reflection method is achieved by control of the
effective terminating load impedance of a transmission line. In
order to make use of the reflected energy and at the same time main-
tain a matched input, it is necessary to decouple incident from re-
flected energy. Decoupling can be achieved with a hybrid ring.
It is advantageous to introduce a normalized incident wave, a,
and normalized reflected wave, b. The proportionality constants, a
and b, relate the magnitude of the incident tranverse electric field
and the magnitude of the reflected tranverse electric field. They
are chosen such that 1/2 aiai* is" equal to the power incident at port
bibi* is the power flow out of port i. The relation be-i and 1/2
tween a and b at a junction is given by the scattering matrix. For
example, the outward traveling wave, b, at the _ port of a n-line
junction is
b + + + --- S. an,i = Silal Si2a2 Si3 a3 in
(34)
th
where s.. is the contribution to the outward wave on the i--line due
13 th
to the incident wave, a at the j-- line. Clearly the reflection
coefficient at the ith line is
Sii = _i
(35)
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Equation (34)can be extended to a set of equations. Thesemay be
represented in matrix motation as
b = IS] a, (36)
where S.. are called the scattering coefficients.lj
In the hybrid shownin Figure 17,all loads are external to the
ring and all ports are completely matched , therefore as indicated
by equation (35)
Sll = $22 = $33 = $44 = 0 (37a)
In addition, there is no coupling between ports i and 3 or
2 and 4; hence
S13 = $31 = $24 = $42 = 0 (37b)
and the matrix equation
b I 0
b2 $21
b 3 0
b4 $41
S12 0
0 $23
$32 0
0 S43
S14
0
S34
0
a 3
a
41
E1
bI
a I
i
b 4
b_2 3
_2 _3
'_4
Fig. 17--A schematic of the hybrid ring.
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maybe written for the junction. Assuming sinusoidal excitation at
port I, Figure 17 shows the expressions
1 "J (B,_2 + _/2)
SI2 = $21 = $32 = $23 = _ e (38)
1 -J(S_4 + 3_/2)
S14 = $41 - _-2 e (39)
-j (B_4 + _/2)
= 1
S34 = S43 _ e (40)
describe the scattering elements. Equations (39) and (40) may be combined
with the result;
$34 = S14 e'j_ (41)
In equations (38,(39),and (40) the lengths _I and _3 were arbi-
trarily taken to be zero since _I and _3 are not pertinent to the
differential phase shift. If the input (port i) and the output (port 3)
are to be properly matched, then b I and a3 must be zero. Under these
conditions, the expanded matrix yields the following set of equationsB
b I = S12a2 + Sl4a 4 = O, (42)
b2 = S21al ' (43)
b3 = $23a2 + $34a4, (44)
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and
b 4 = S41al •
Let a2 --_2 and a4 =_"_4 wherewhich describe the junction.
_2 and F4 are the reflection coefficient of port 2 and 4 termina-
........ _ these equations in conjunction with equation (43)
(45)
and (45),
a2 = _2 S21al (46)
a4 = _4 S41al
(47)
result. Equation (44) becomes, after combining with equations (46) and (47),
bi =_2 Sl2S21al + _4 Sl4S41al = 0
For the nontrivial solution of equation (48 _ that is a I _ O, equation
(48) becomes
_2 S12S21 = "_4 S14S41
(49)
Let the condition_2 =_4
(39) and (49),
be imposed. Combining equations(38),
44
-2j (B_2 + _/2) -2j (B_ 4 + 3_/2)
e = -e (50)
In the last equation a necessary criterian for equality is _4 " _2 =
k/4 + nA/2, where n is an integer. If both _2 and _4 are terminated
inidenticalloads(_2 _4)',ubje=ttotheconditionthathe
difference in length of _2 and _4 is k/4, then the input is matched.
The expression for the output of port 3 may be obtained by com-
bining equations (44), (46) and (47). The equation
b3 =F2 $32S12ai + F4 $41S34ai (51)
describes b3 in terms of the reflection coefficient of port 2 and 4
and the scattering coefficients. Imposing the condition _2 ffi_4"
yields
b3 = F[S32SI2 + S41S34 ] (52)
Combining equations (38) and (41) with equation (52), gives the result;
b 3 =F[s212 + S412 e-J_]al (53)
It is evident from equation (50) that
45
$212 = - $412 (54)
This may be used in equation (53) to yield:
b3 =F2S212o (55)
The scattering coefficient $21 is described in terms of the junction
parameters by equation 40, therefore, the combination of equations
(40) and (55) will result in
b Fe-2J (B_ 2 +_/2) (56)s = al
This equation expresses the output (b3) in terms of the reflection
coefficients of ports 2 and 4 and the arbitrary length of line _2"
It is evident that the differential output phase of b3 depends ex-
clusively on the reflection coefficient
2. Diode Characteristics
The success of this type phase shifter depends upon the control
the reflection coefficient F. With this in mind, an examinationof
of switching diodes is in order.
A PIN (P-layer,intrinsic layer, N-layer) diode was chosen as the
switching diode. Shown in Figure 18a is a lumped circuit representa-
tion of the PIN diode. In this figure Cp is the package capacitance:
is the package inductance; C i is the capacitance across the I-layer;
4
R s is the contact resistance; Ri, is the resistance of the I-layer.
Figures 18b and 18c show the equivalent circuit for the forward and
back biased states respectively. Differential phase shift is ob-
tained by proper tuning of the diode switches.
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Fig. 18a--piN-diode equivalent circuit.
L
P
Rf
m B
C i
u n
I
Fig. 18b--Simplified PIN-
diode equivalent in forward bias
state.
Fig. 18c--Simplified PIN-
diode equivalent in reverse bias
state.
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3. Phase-Bit Design
To produce a phase differential of 180 ° , it is desired to have
a short circuit (_ = 0) in one diode state and an open circuit (ZT = _)
in the other diode state. Diodes are not perfect elements and there-
fore actual short circuits and open circuits can not be produced.
Since imperfections are present, a desirable procedure would be to
minimize the losses and make the losses equal in each state. This
eliminates amplitude variation between different phase shifts. A
theoretical evaluation can be made to determine practical limitations
of diode switching. One approach is to tune the diode in the forward
bias to series resonance and tune the back biased diode to parallel
resonance. Consider first the series resonance where the impedance
is real and equal to Rf. The reflection coefficient in this case
would be
_f Rf . Zo (57)
Rf + Z °
and the voltage standing wave ratio is
S Zo
Rf
(58)
where Zo is the characteristic impedance of the line. For the parallel
resonance case, the impedance is approximately Q2R R and reflection
coefficient is
48
(39)
and the standing wave ratio is
s = Q2_
Zo
(60)
where Q is defined by the equation
Q _
_CiRR
(61)
Equal loss is desired, therefore, equations (.58) and (60) may be
equated to solve for Zo. The result is
--Q Rf_RRZO f " (62)
This equation gives the characteristic impedance of the line in terms
of the diode parameters. To compute the loss for the 180 ° bit, it is
desirable to use Z as found in (62) in the expression (59_ This
o
substitution yields,
Q2R R - Q R_RR f
Q2R + Q Rf_RRf
(63)
5
If _ is defined as
c
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c
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Then equation (63) may be reduced to
V -- m
6Dc
m - I
6D
O)c
--+I
(65)
_c may be recognized as the standing wave ratio. For high standing
wave ratios, as in the case in question, the losses can be approxi-
mately by 6
loss db = /,17_,._...._z.= 17.4 co (66)
S
c
The development thus far has furnished a method of obtaining a 180 °
phase bit and the expected losses in terms of the diode parameters. It is
conceptually simple once the 180 ° bit is designed to obtain
smaller bits. For example, a 180 ° bit is essentially an on-off switch.
_t is evident that the 180 ° bit could be used to switch in or out an
appropriate length of shorted transmission line. In spite of the simplicity,
this method is not satisfactory. Due to the reactance of the shorted
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transmission line, the resonant conditions of the switch are dis-
turbed; thus, unequai and excessive losses occur in this method. A
superior method, in so far as that the losses are equal, is obtained
by use of transformers and tuning elements. Smaller increments of
phase shift may be obtained with this method. Examination of the
expression for reflection coefficient shows the greatest loss will
occur in the 180 ° bit and the losses decrease as the bit angle is de-
creased. Due to the decrease in losses in the smaller bits, this
method yields the lowest insertion loss; however, it does not neces-
sarily offer the highest power handling capabilities. The latter will
not be a major concern in this system as each bit will more than
adequately handle expected powers.
4. Experimental Results
Four phase bits (180°,90°,45°,22.5 ° ) were constructed using strip
transmission line with diodes as the reflecting elements. To obtain a
approximately equal losses in each state,the characteristic impedances
of the transmission lines are higher than 50 _ and open circuit trans-
mission lines are used as tuning elements. In each case, all lines
are ultimately transformed to 50 _ so that the input and output of the
phase shifter is at the 50 _ level. The diodes are backed with low im-
pedance capacitors to facilitate dc control and are biased with 85 volts,
0.0 amperes in the back bias state and 1.0 volts, I00 ma in the for-
ward bias state. Figures ]9 and 20 show diode loss and phase shift
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190° .50
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| 180 °
m
175°-
170° , .
1.77 1.78 1.79
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I w |
1.80 1.81 1.82 1.83
Frequency Gc
(a)
.45
.40 T
.35
100 ° 50
i 950
900
f_
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/////_phase
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80° .....
1.77 1.78 1.79 1.80 1.81 1.82
Frequency Gc
(b)
.45
.40
.35
1.83
.m
-o|
m
Fig. 19a,b--Phase and loss characteristics of (a) 180° (b) 90°
phase bits.
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Fig. 20--Phase and loss characteristics of (a) 45°, (b) 22.5 phase bits.
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--A photograph of a four b i t ,  hybrid phase shifter. 
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INSERTION
Phase Shift
Degrees
0
22.5
45
67.5
90
112• 5
135
157.5
180 °
202.5
225
247.5
27O
292.5
315
337.5
1
Measurements were
TABLE 1
LOSS AND VOLTAGE STANDING WAVE RATION
FOR VARIOUS PHASE SHIFTS I
Voltage Standing
Wave Ratio
1.23
1.25
1.28
1.35
1.20
1.25
1.05
1.06
1.18
1.21
I• 06
1.09
1.13
1.19
1.17
1.24
taken at 1.8 Gc.
MEASUREMENTS
Insertion Loss
db
I.I
1•2
1.2
1.2
1.0
i.I
1.0
1.0
1.0
.95
.95
.95
.95
.95
.95
•95
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versus frequency for the band 1.77 - 1.83 GC. The phase shift and
loss data were obtained by measured minimum shifts and reflection
coefficient data taken on a slotted line. Examination of the curves
will show that the phase is within 3° over a 30 MC band width centered
at 1.8GC, with losses approximately .40, .35, .22 and .22 db for the
180 °, 40 °, 45 °, 22.5 °, bits respectively. This would correspond to
a total insertion loss of 1.2 db for the cascaded sections.
The composite phase shifter was constructed again using strip
transmission line techniques (Figure 21). Table I shows the voltage
@tanding wave ratio and insertion loss for each phase increment through
360 °. It is noted that the first few standing wave measurements are a
little high. This is due to the problem of coupling between adjacent
bits and efforts will be made to correct this in subsequent models.
5. Solid State Driver
(a) Theory
The design of a solid state driver is required for operation of
the phase shifter. The phase shifter is constructed of four bits,
each requiring a separate driver. The physical structure of this de-
vice is such that each bit contains two PIN diodes which operate in
parallel when viewed from the input driver terminals. For proper
operation each diode requires approximately I00 ma at I volt in the
forward state and 0 ma at -85 volts in the reverse state. Since the
diodes in each bit are in parallel, the driver must be capable of
supplying 200 ma at approximately I volt in the forward state and 0 ma
at -85 volts in the reverse state.
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According to system speoification, incremental phase shifts
must be accomplished in I00 nanoseconds or less. Therefore, in addition to
the above requirements, the driver must have a rise time and a fall
time in the order of I00 nanoseconds. To gain insight into the
difficulty of attaining the above requirements consider the circuits
of Figures 22a and 22b.
Devices A and B in Figures 22a and 22b are switches having re-
sistances RA and RB respectively. Ceq is the equivalent capacitance
of the diode and diode holder in the phase shifter. Experimentally,
C for the two parallel diodes in each bit of the phase shifter is
eq
found to be much larger than the capacitance associated with devices
A and B. Device capacitance shall therefore be neglected in the
following approximate analysis.
Consider the diode as shown in the circuit of Figure 22a. In
this condition the diode is in the forward state when steady state
conditions are reached. Suppose at time t = 0 switches A and B are
activated to positions as shown in Figure 22b. If the voltage drop
across the diode biased in the forward state is assumed to be small,
then
e(t) = -E 2 1 - exp )t , t _> 0 . (67)
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A rise time of I00 nanoseconds requires that the time constant
T = R C = 45 x 10 -9 seconds.
i B eq
(68)
Typical valves of Ceq are found to be in the order of 300 pico-
farads. Equation (68) requires that RB should be of the order of
150 ohms for a rise time of i00 nanoseconds from a forward bias con-
dition to a reverse bias condition.
Consider the diode as shown in the circuit of Figure 22b. In
this condition the diode is in the reverse state under steady state
conditions. At this time it is observed from equation (67) that
e(t) = -E 2. At time t = tI let switches A and B be activated to the
positions depicted in Figure 22a. Let t = t2 represent the time at
which e(t) = 0. Then
F 7
e(t)--(El+E2)Lil-exp(-I )(t-tl)j-E2,tI_<t_<t2.
RACeq
(69)
If E 1 = 6 volts, E 2 = 90 volts and t 2 - t I = I00 nanoseconds, from
equation (69) the time constant
59
_2 = RACcq= 36 x 10-9 seconds. (70)
Equation (70) requires, for Ceq in the order of 300 pico-farads, that
RA be of the order of 120 ohms. It is noted that this is the maximum
value of RA permissible for the reverse bias to be completely re-
moved from the diode in I00 nanoseconds. Atthis time the diode is
driven into the forward bias condition.
Consider the circuit of Figure 23 as a method of obtaining
the above mentioned requirements. Transistors TA and TB represent
devices A and B, respectively, of Figures 22a and 22b. An under-
standing of the operation of this circuit is obtained by the following
approximate analysis.
Consider an input voltage ein = 0 volts. This requires tran-
sistor TA be in an off stake, that is_
11+]i 3 =0
For E2 > El, the presence of the diode in the loop of II requires
I I = 0, regardless of the state of transistor TB. This requires
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that 13 = 0. From Figure 23 and the above conditions,
VRI = RII 2 = E3 - Vbe < E3,
where Vbe is the voltage drop from base to emitter of T B. If the
above equation is rearranged, it is observed that
Vbe = E3- VRI . (71)
Since Vbe > 0, transistor TB is in an on condition and the reverse
bias on the diode is
E D = E2 - E 1 - V B-
Vb _0 for TB in a saturated condition. In this case ED _ E2 - E1
and VA = E2.
Consider an input voltage ein being applied to TA such that TA
is driven into saturation. At this instant voltage VA approaches 0
volts and VRI approaches E2. If E2 > > E3, then from equation (71)
Vbe = E3 - E2 < 0.
This results in TB being driven into an off condition causing
V B = E2. At this time
62
VIR = E1 " VA - ED •
where ED is now the forward voltage drop of the diode. For E1 > E3,
proper selection of RI results in VlR > E3. Equation (71) now yields
Vbe = E3 - VRI < 0
and TB is in an off condition. This is required for proper operation
of the switch,since TB must remain in the off state when the diode
is biased in the forward state.
(b) Circuit Design
The circuit developed for driving each bit of the phase shifter
is shownin Figures 24 and 25. The circuits of these figures are
divided into sections. In Figure 24 are indicated the inverter, amp-
lifier, transistor switch and phase shifter. Figure 25 is the bias
supply denoted by E 3 in Figure 23. An explanation of the function of
each section is given in the following discussion.
The inverter section of Figure 24 is employed to invert the input
signal from the logic. This section consists of a PNP common emitter
stage driving an NPN common base stage. The input signal from the logic
consists of 0 volts or -6 volts. The inverter is designed so that
the application of 0 volts to the input yields 0 volts output and -6
volts input yields 6 volts output in series with a I000 ohm resistance.
Ii
i
u
o
m
m
o u,4
[-4 o
P-, p_
64
o
o
o
Z
m
o
0
L)
!
!
JJ
O
O
0
.IJ
¢J
I0
i.-I
0
Z
63
.I.I
o
•IJ W
I .u
m
,C: I
W O_
!
@
q-4
0
Q
.I-I
I
!
¢_I
65
The amplifier section consists of an NPN emitter follower. From
the preceding paragraph it is noted that 0 volts input from the logic
results in no base current to this transistor causing no activation
of the transistor switch. Application of -6 volts from the logic
to the input places 6 volts in series with a I000 ohm resistance to
the amplifier input resulting in activation of the transistor switch.
In this state the amplifier is designed to yield 4 ma output current
into the transistor switch.
The transistor switch of Figure 24 corresponds to the circuit
of Figure 23. From the preceding analysis the requirements of TA
are as follows:
(a) TA must be able to withstand the reverse diode voltage.
For the circuit of Figure 24 this voltage is 85 volts:
(b) TAmUSt have the capacity to pass the forward diode current.
For the circuit of Figure 24 this current is 200 ma;
(c) TAmUSt have a gain-bandwidth product which is as large
as economically feasible. This requirement is a direct
consequence of equation (70). Resistance RA for transistor
TA is small for TA in saturation. Therefore, the time
required to saturate TA becomes the important factor.
In Figure 24, TA is simulated by two NPN transistors operated
in a parallel connection. This particular type of connection is
required to satisfy conditions (b) and (c) above with commercial
components available at the present time.
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The requirements of TB are as follows:
(i) T B must have the capacity to withstand the reverse diode
voltage. For the circuit of Figure 24 this voltage is
85 volts;
(ii) T B must have a gain-bandwidth product which is as large
as economically feasible. This requirement is a direct
consequence of equation (68). Resistance R B for T B is
small for T B in saturation. Therefore, the time required
to saturate T B becomes the important factor.
The operation of the transistor switch of Figure 24 is identical to
that described above for Figure 23.
The function of the 2 volt d.c. bias supply of Figure 25 is
identical with that of E 3 in Figure 23. Since this supply has no
common terminal to the system ground, isolation of this supply from
ground is necessary. This is obtained by means of transformer
coupling to the rectifier circuit supplying each driver as indicated
by Figure 25. The voltage applied to each rectifier circuit is
obtained from a free-running multivibrator. The rectifier circuit is
then regulated by a zener diode placed in parallel with the output
of the supply.
(c) Experimental Results
The driver constructed for operation of the phase shifter is
shown pictorially in Figure 26. In this figure is shown the mechani-
cal mounting of the driver to the phase shifter. Electrical con-
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tinuity to the diodes within the phase shifter is made by means of
the mounting bolts securing the printed circuit board to the phase
shifter.
The block diagram of Figure 28 illustrates the circuit con-
structed for testing the driver and phase shifter. The r-f energy
from the klystron is divided into two paths by means of a power
divider. In the line of one path is placed the phase shifter and in
the other a line stretcher. These paths are then terminated into a
hybrid ring. The line stretcher is adjusted such that a minimum
response occurs from the detector for a given state of the diodes
in the phase shifter. A change to the opposing state for the diodes
results in a change of response from the detector. Therefore, a
change in the d.c. voltage from the detector represents the phase
shift associated with the two states of the diodes.
The waveforms of a typical phase shift and the corresponding
input voltage to the driver are shown in Figure 27. This figure
displays the response of the phase shifter to a I KHz square wave
applied to the input. The rise times associated with the waveforms
of Figure 27 are shown in Figure 29 and the fall times in Figure 30.
From these figures it is observed that the phase shifts occur in
less than 100 nanoseconds.
6 9  
Fig .  26--Driver and phase s h i f t e r .  
F ig .  27--Waveforms of  a t y p i c a l  phase s h i f t  (upper waveform) 
and i n p u t  v o l t a g e  t o  t he  driver (lower waveform). ( h o r i z o n t a l  
s c a l e :  O.Zms/div. ) 
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(a) Input voltage to driver (horizontal scale: 0. I us/div.)
(b) Phase shift (horizontal scale: 0.I us/div.)
Fig. 29--Rise time waveforms.
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(a) Input voltage to driver (horizontal scale: 0. I us/div.)
(b) Phase shift (horizontal scale: 0.I uses/div.)
Fig. 30--Fall time wa_eforms.
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D. Electronically Scanned Antenna Arrays
I. Tracking Antenna Arrays
The receiving and transmitting antenna arrays will be of identical
construction except for the frequency of operation. Each array will
produce an elliptically polarized pattern that is capable of being
electronically scanned over a full hemisphere. An antenna array will
be composed of 36 identical cavity-backed, crossed-slot antennas as
shown in Figure 31. A full description including theoretical and
measured results for a single isolated crossed-slot antenna is described
in section 4. Technical Report No. 3 reported the original work on
this antenna. The basic array dimensions (not including the ground
plane) are given in Figure 32. The receiving array will operate at
a center frequency of 2.214 GHz with a bandwidth of 30 MHz. The
feed system for both antennas utilizes 50 ohm coaxial transmission
lines that will exhibit a maximum VSWR of 1.2:1 at the input to the
respective array and a total gain (including phase shifters) of from
II to 13 db.
The following is a description of the theoretical study of the
tracking antenna array, described in greater detail in Technical
Report No. 4, in which gain and patterns are computed for various
beam pointings. Comparison of the theoretical patterns with actual
measured patterns are made for two pointings.
The pattern for an array with the geometry shown in Figure 33
as a function of @ and _ may be expressed as
73 
Fig. 3la--i?; f r o n t  view of  the 36 element, c rossed - s loc  receiving 
a r r a y  mounted on a 4 x 4 ground p l ane .  
Fig. 31b--A Sack view of the 35 element, c r o s s e d - s l o t  receiving 
a r r a y  mounted on a 4 x 4 foot  ground plane. 
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=
N
I Vie_Jk(r_ri)
i=l
(72)
or using Euler's identity,
N
F(O'_) = T Vi[c°sk(r'ri)-jsink(r'ri)]L__
i=l
, (73)
where
N = the number of elements in the array
V i = the complex voltage at the ith element obtained by solution
of the simultaneous equations described below
k = 2__L_
A
r = the distance from the phase center of the array to the field
point under consideration
r i = the distance from the ith element to the field point under
consideration
or ri = r - xisinecos$ - Yisin @ sin ¢ - z.cose1
Once the value of V i has been determined the array pattern for any
array can be easily determined with the aid of a computer. The system
equations for the array are
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I1 = YIIVI + YI2V2 + ... + YINVN
12 = Y21VI + Y22V2 + ... + Y2NVN
IN = YNIVI +YN2V2 + ... + YNNVN
(74)
or
N
II = _ YIiVi
i=l
N
12 = I Y2iVi
i=l
N
IN= Z YNiVl
i=l
(75)
Since I, Y and V are complex numbers it is necessary to separate
the real part from the imaginary
fIR + JlIQ =
I2R + jI2q =
N
I
i=1
N
I
i=l
(Gli + JBIi)(ViR+ JViq)
(C2i + j_i)(ViR + JViQ)
(76)
INN+ JINQ =
78
N
(GNi + J_i )(ViR + jViQ) ,
i=l
where G is the conductance and B the susceptance. Expanding these
equations and setting the real parts equal and the imaginary parts
equal yields the fo!!_._ing set of equations
IIR =
N
(GliVi R - BliViq )
i=l
N
12R = _ (C2iViR- B2iViQ)
i=l
N
INR -- _ (GNiViR- B_iviQ)
i=l
(77)
Iiq = _ (GliViq + BIIViR)
i=l
I2Q =
INQ =
(O2iVi Q + B2iViR)
i=l
o
N
_ (GNiViQ + BNiViQ)
i=l
(78)
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In matrix form the equations are
fIR
12R
INR
Gll "BII GI2
G21 -B21 G22
IIQ
I2Q
INQ
%1 %1
-BI2" "• GIN "BiN VIR
ViQ
-B22.. • G2N -B 2N V2R
v2Q
e
VNQ
VIQ
v
1R
V2Q
V2R
V
N-R
(79)
Thus,when mutual coupling is considered the above 2N x 2N matrix results and
for the array of 36 crossed slots each slot must be considered se-
parately so a 144 x 144 matrix results• The above matrix can easily
be solved on a computer by inverting the augmented matrix. However, liml-
tations of the available computer do not permit the inversion of a
matrix larger than 90 x 90. Since the mutual coupling between parallel
slots is much greater than for any other orientation, a good approxi-
mation to the array may be obtained by considering an array composed
of 36 parallel slots as shown in Figure 34. The other 36 perpendicular
8O
//////
//////
//.////
//////
//////
Fig. 34--A simplified array consisting of parallel slots.
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slots contribute only to the polarization characteristics so the re-
suits will represent the field strength corresponding to alignment
parallel to the model array only. A simplification based upon the
assumption that the element patterns are hemispherical necessitates
adjustment of the computed patterns to account for the actual element
patterns, See,for example the element pattemns for the F_ and E#
components shown in Figures 46 and 47.
The currents for a K x K planar array may be expressed in the
form
Zl = I(ii)= II(ii)l all
12 --I(12)= II(12)I _12 (80)
Ii = l(pq) = II(pq)l 5pq
IN = I(KK)= II(KK)I _KK
where _pq = (pM + qL) 22.5 ° = input phase to pqth element. The p
designates the row and q the column. The above expression is appro-
priate for a phase scanned array in which the phase is changed in in-
tegral multiples of 22.5 ° The array can thus be scanned only to those
beam pointings that correspond to some combination of L and M. L and
M may assume any integer from -7 to +7. The upper limit on L and M
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is due to the element spacing, i.e. L or M equal to 7 corresponds
to the end fire position. Figure 35 is a photograph of a hemisphere
on which a number of beam pointings have been indicated by an "x"
with the corresponding L, M value. Several 3 db contours are also
shown illustrating that this number of pointings is more than
adequate to cover the hemisphere.
A derivation of the mutual admittance between two slots for use
in computing the voltages obtained from equations (79) is described
in the next section.
2. Theoretical Gain and Array Patterns
With the aid of a computer, an arbitrary input current of 0.25
milliamperes at a phase 5 = (pM + qL) 22.5 ° was assumed and the
Pq
admittance of each element in the 6 x 6 array was computed for an
element spacing of 0.44_. The values were computed for five represen-
tative beam pointings where (L,M) = (0,0), (0,7), (-2,-2),(-3,-4)
and (-3,-6). These admittance values are tabulated in Appendix A of
Technical Report No. 4 for comparison with the isolated value of
1.19 30.2 ° milliohms. The eerresponding voltages for the assumed
current input are also tabulated in Appendix A. The isolated voltage
of the pqth element is Vpq = .210 5pq - 30.2 ° volts. The relatlve gain
and patterns are shown in Appendix B of the same report. The theoreti-
cal beam pointlngs and gain are tabulated below.
where
50 - 1
kd 7.04
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These patterns clearly show that the pattern shape is relatively
unaffected by mutual coupling. However, the gain is affected to
some extent. It should be pointed out that the element pattern has
been assumed uniform over the hemisphere. It is clearly seen from
Figure 46 that this is a good approximation to the E8 component except
near the ground plane. A good approximation to the pattern for the
E_ component should be obtained from multipllcation of the E_ element
pattern shown in Figure 47. Good pattern correspondence was obtained
for the only two pointings that have been measured so far asshown in
Figure 36 and 37: Since a full set of phase shlfters is not available
yet, these patterns were obtained by the use of a set of coaxial feed
lines cut to lengths required to give the (L = 0, M = O)(L = 0, M = -2),
(L =0, M = -4), (L = 0, M = -6) and (L = 0, M = -7) beam pointings.
These patterns are shown in Figures 38 thru 42. At L = O, M = -6 and
L = 0, M = -7 the beam appears to have considerable pointing error.
However, this is due to the reduction of the E% component in the element
pattern at angles approaching 90 °. This apparent error should not be
appreciable for the _ component. Future test work will include the
measurement of the E8 component.
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Fig.  3 5 - A  photograph of  t h e  hemisphere on which t h e  p o s s i b l e  
beam p o i n t i n g s  f o r  t h e  36 element ,  c r o s s e d - s l o t  r e c e i v i n g  and t r a n s -  
m i t t i n g  a r r a y s  have been p l o t t e d .  
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L,M Theoretical Beam Pointin_ *Gain (db)
0,0 ¢ = 0 ° and e = 0° -1.7
0,-7 ¢ = 90 ° and e = 84 ° -2.7
-2,-2 ¢ = 45 ° and @ = 24 ° -0.2
-3,-A ¢ = 53 ° and e = 45 ° +2.1
-3,-6 _ = 63 ° and e = 72 ° +1.4
The positions of the beam maxima were obtained from the simultaneous
solution of the foll_ing expressions for phase in an array
kdcos_ + L5 = 0
x o
kdco,_y + 1_ o = 0
where
(81)
d = 0.A4k
5 = 22.5 ° or _ radians
o 8
The appropriate equations are then
5o qL 2 +sine =--
kd
sine =
M
_2 +M2
(82)
*Ralative to the maximum of the uncoupled 0,0 beam pointing.
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240 D
Fig. 36--A e-cut _ of the F_ c_mponenC for the 36 element receiving
array for the L = 0, M = 0 bemn pointing.
_e as defined in figure 33 vtth V = 0 °.
\
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/
/
llO °
250 °
240 0
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350- n IO' 
Fig .  38--A %cut* of  the  E$ component for the 36 element rece iv ing  
array f o r  the L = 0 ,  M = 0 beam pointing. 
6 as defined i n  f igure  33 with 0 = Oo. * 
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Fig .  39--A S c u t *  of &e Ea component f o r  the 36 element rece iv ing  
array for  the  L = 0 ,  M = - 2  beam pointing. 
as defined i n  f igure  33 with Q = 00. 
Fig.  40--A @-cut* of t he  E, conponent f o r  t h e  36 element r ece iv ing  
array f o r  t h e  L = 0 .  M = -4 beam point ing.  
*a as defined i n  f i g u r e  33 wi th  0 = 0'. 
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Fig. 4 1 - - A  B-cut* of t h e  E@ component f o r  t h e  36 element r ece iv ing  
array f o r  t h e  L = 0, M = - 6  beam pointing. 
"2 as defined i n  f i g u r e  33 wi th  0 = 00. 
92 
Fig. 41--A %-cut* of  the E, component for  the 36 element rece iv ing  
glcray €or the L = 0 ,  M = - 7  beam pointing. 
*e as  defined i n  figure 33 with 0 = OO. 
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The total input power to the array may be expressed as
PT = __
p=O q=O
lVpqt Gpq
where G i_ the real part of the terminal admittance of the pqth
Pq
element. From this equation the power gain of the array can be
obtained for each pointing. Choosing a single slot in an infinite
ground plane as a reference antenna the reference power is
Pref = Iv]2 GII
(83)
(84)
where GII is the real part of the input admittance to a single half
wavelength slot. The field pattern of the reference slot may be
expressed as
F(8,_)max = V [c°sk(r'rl) - jsink(r'rl)l
and obviously
(85)
F(8,_) = V for a single slot
_x
(86)
also,
94
Pref = IF(e'¢)maxl2Gll (87)
Now, if the F(e,¢) for the single slot is made equal to the F(e,¢)max
max
of the array, the ratio of the Pref required to accomplish this to the
total input power to the array, PT, is equal to the power gain of
the array, that is
G
IF(e,¢)maxl2Gll
PT
(88)
where F(e,¢) has been obtained in accordance with equation (72)
max
and GII is obtained from equation (107).
For the uncoupled case, let Ps be the power input to each slot ,
then PT =36Ps _ the total power input to the array and Ps = IVsI2GII"
The field maximum will be proportional to 36 Vs . Now, Pref = IVI2GII
and the field maximum will be proportional to V in this case. If
V is made equal to 36 V s then Pref 136 Vs 12= GII. As before,
Pre f
G =--
P
T
(89)
or
G
36 VsI2GII
2
361Vsl GII
- 36 . (90)
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The uncoupled slot array gain above a single slot antenna is
I0 lOgl0 G or 15.55 db. The element gain added to this will give
the total gain. The measured gain of the receiving array was 11.7 db
above an isotropic source. This corresponds to an element gain of
-3.85 db below as isotropic source. The directivity of an isolated
slot antenna is approximately 1.33 (or 1.24 db above an isotropic
source) obtained from the relation
4_F(e,¢)
D = max (91)
/ / F(@, _b)d_
and the gain is related to the directivity by
G = KD (92)
where k = the antenna efficiency factor.
The relative gain of -3.85 db, corresponds to a power ratio of
0.41, therefore, K = 0.308 or 30.8% efficiency. Most of the efficiency
loss is due to the method of achieving circular polarization. This is
discussed in more detail in Section 4. It should be possible to im-
prove the efficiency of the slot element somewhat by further optimiza-
tion of the slot width and slot length.
3. Derivation of the Mutual Admittance Between Two Slots
Consider the slot shown in Figure 43, the electric field in-
tensity in the slot is given by
96
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Fig. 43-Single slot geometry.
Ex(Z ) vY= _ cos(kz)
2a.
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(93)
where V T is the gap voltage at the center of the slot. The time
average pointing vector is
m
<s>
w
p --[E x_ - -I
_ _H_ _ n, (94)
where n is normal to and directed outward from the plane of the slot.
Equation (94) may also be written
-V T
<"S>p = -'_ eos(kz)Hz*(Z ) n , (95)
The complex power is the integral of (95) over the total surface and
may be written as
k/4
Pc = VT /Hz*(Z)C°s(kz)dz
-k/4
(96)
For a cavity-backed slot, the complex power is halved due to the
halving of the physical aperture and is
P
c
k/4
= _ VT Hz*(Z)Cos(kz)dz
-_/4
(97)
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The complex power mayalso be expressed as
1 VTVT.YTPc =_ (98)
Combining (97) and (98) yields
x/4
YT = I_ f
VT J
-x/4
Hz*(Z)COS (kz)dz , (99)
H *(z) can be obtained by duality from the expression derived for
g
the E(z) component for dipoles and is described in Technical Report
No. 4. Note that YT = YII since YTWaS derived for a single isolated
slot antenna. The magnetic field component in the z-direction is
V T Fe-jkrt I e-jkrb2_
Hz(Z) = -J --2_I] L' r_l + _ J '
(100)
where N is replaced by I/N and the multiplication by 2 occurs due to
the magnetic current relationship on a conductor M s = E x n. The use
of symmetrical and antisymmetrical inputs yields
Ys = Yll + YI2
Yz = YII - Y12
(101)
and, thus,
99
= 1 (Ys - Ya) (102)YI2 2
It is seen that Ys is the terminal admittance of each slot when the
two slots are sy_netrically fed, that is Ys = YT' and from expression (99)
k/4
= I___ /' Hz.(Z)COS (kz)dz (103)
Ys VT -°k/4
where Hz(Z) is due to the voltage along each slot antenna and is
given by
VT F-jkr t -jkrbl -jkrt2 -jkrb2] .
--le I + e + e + e rb2 JHz(z) = -j 2_] L rtl rbl rt2
(lO4)
and are shown in Figure 44. Inserting
The quantities rtl , rt2 , rbl , rb2
(104) into (103) gives
k/4
_ 1 f
Ys
2_B J
-k/4
k/4
÷-x- F
-k14
e-jkrt2 + e-jkrbl ] (kz)dzCOS
L rt I rbl
e-jkrt2 + e-jkrb2 ] cos(kz)dz
rt 2 rb 2
(105)
I00
r
t2
rb 2
rb I
X
rtl = X/4 - Z
rbl = X/4 + Z
rt2 = _d 2 + (b + 1k/4 " Z) 2
rb2 = _d2 + (b - >./4 - Z) 2
Fig. 44--The geometry for two parallel slots that are
_/2 in length.
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The first integral is identical with the expression for the terminal
admittance of a single isolated slot in equations (99) and (i00)
where YT = YII so the second integral must represent YI2" Therefore,
"x./4
YI2 2_ ,. 4 L rt2 rt--_
(106)
The form of YI2 for slots is identical to the form obtained for ZI2
for dipoles. Thus, the results of this slot array pattern analysis
will apply equally well to a dipole array. By use of Euler's identity
-jA
e = cosA - jsinA and Simpson's 1/3 rule of integration, YI2 can be
used to evaluate the mmtual admittance of any two slots in the array
and substituted in the admittance matrix represented by expression
(79). When there is no mutual coupling, the input admittance would
obviously be that of an isolated element and is
EYII = 1.029 + j0.599 millimhos (107)
or
YII = 1.19 /30.2 ° millimhos (108)
I02
4. Crossed-Slot Element Description
For the particular case of a dipole of length k/2, use of the
vector potential lends to the following expression for the magnetic
field in the far zone:
j (Io) cos( _ cose)
He = 2 (109)
2zr sine
This expression is based on the geometry in Figure 43. If two dipoles
are considered oriented as in Figure 45, the appropriate coordinate
transformations lead to the following normalized expressions:
sin¢cos(_sin@cos¢)
H_ = (110)
_x I - sin2ecos2¢
and
HCx =
cos@cos¢ cos (_s in@cos¢ )
I - sin2@ cos2¢
when the dipole is aligned along the x-axis and,
He x = cos¢cos(_in@sin_) (Iii)
I - sin2esin2¢
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Fig. 45--Crossed-s lot geometry
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and
cosesin¢ cos (_in@sin¢)
I-I_y 1 - sin2@sin2¢
for alignment of the dipole along the y-axis.
The electric field of a crossed slot antenna in an infinite
ground plane is obtained by application of the duality principle.
The normalized electric field components in the radiation field are:
E@x =
sin¢cos(_ir_gcos¢)
i - sin2ecos2¢
and (ii2)
cosecos¢ cos (Ms inecos¢)
E __.
Cx 1 - sin2@cos2¢
for the slot along the x-axis, and
and
ESy =
cos¢ cos (_ine sin¢ )
i - sin2esin2¢
cosSsin¢cos(_ sinSsin¢)
E¢ =
Y I - sin28sin 2¢
(ii3)
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for a slot along the y-axis. The total electric field for the crossed
slot antenna will be the vector sum of (112) and (113). If the excitation
in the x-axis slot is chosen as the reference phase and the excita-
tion in the y-axis lags by some phase angle _ then
E8 = E@xcos_t + Ee cos(_t - 5)
y
and (114)
E¢ = ECxCOS_t + ECyCOS(_t - 5)
or
= EeyE@ (E@x + E@yCOSS)cos6Dt + sinSsir_t
and (115)
E¢ = (ECx + ECyCOSS)COS_t + ECySinSsir_t
In order to achieve circular polarization it is necessary to have
5 = 90 ° and equal amplitudes. Since equations (113) and (114) are both
normalize_ equal amplitudes are implied, therefore,
Ee = EexCOS_t + E@ sin_t (116)
Y
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and
E¢ = ECx coscDt + EesirF_t (116)
or
E@ = Ee - JEey
x
and
(117)
E¢ = ECx - jE¢
Y
The pattern factors for the circularly polarized crossed-slot antenna
are then
sine cos(2 sinecos¢) cos ¢ cos(2 sin e sin ¢)
Ee = + J 2 2
I - sin 2 e cos 2 ¢ i - sin e sin ¢
(118)
and
cos e cos ¢ cos(2 sinecos¢) cos @ sin ¢(co_in @ sin ¢)
2
E¢ = 2 - j
I - sin 2 @ cos ¢ I - sin 2 8 sin2¢
(119)
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The @component is present throughout the hemisphere and has a varia-
tion of only I db from the maximum value for an infinite ground plane.
The @ component has approximately a cos@ variation over the hemisphere.
A single crossed-slot antenna constructed to the same specifications
as an element in the full-size receiving array, was tested. The
measured field patterns of this antenna are sh_m in Figure 46 and
47. The only significant departure from the theoretical patterns
described by equations (i0) and (II) occurs near @ = 90° . This is
to be expected since the duality principle was used to obtain the
theoretical results. The duality principle requires an infinite
ground plane whereas a 4 x 4 foot ground plane was actually used
to obtain the measured patterns. A larger ground pla_e will increase
the magnitude of the E@ component and decrease the magnitude of the E@
component. The same criterion, of course, applies to the full size
array since the element pattern is multiplied by the array factor to
yield the final pattern. Since the crossed-slot antenna was designed
for use in an array that is to be phase scanned over a full hemis-
phere,it was necessary for the element spacing to be less than _/2
in order to prevent the formation of grating lobes. It was necessary
to design the cavities with a dielectric fill since conventional air-
filled cavities with a square cross section and a length 1.5 time the
square dimension may be spaced no closer than about 0.6_. This per-
mits a reduction of the required dimensions inversely proportional
to the square root of the relative dielectric constant. Rexolite
108
1422 was chosen due to its desirable low loss and machineability
characteristics. It has a relative dielectricconstant of approxi-
mately 2.5. This permits a 37% reduction in the physicaldimensions
of the cavity.
The measured dielectric constant for the cavities used in the
antenna array _ lower than the _-mnufacturer's specifications because
the cavity is not completely filled by the Rexolite. For the re-
ceiving array the measured dielectric constant was 2.47 as compared
with a specified value of 2.53. A plot of the measured resonant
frequency of the 36 element receiving array is shown in Figure 48.
Each loop to a single cavity is fed from a coaxial (TNC) recep-
tacle and terminates thru an adjustable capacitor to groundpotential.
This is clearly seen in the photograph of a single element in Figure 51.
There is an adjustable screw in the center of the cavity that serves
to vary the cross coupling between the two loops. This alters the
magnetic field configuration (and thereby the impedance) in the
vicinity of the loops. Figure 49 shows a plot of the resonant fre-
quency shift versus the depth of penetration of the tuning screw.
The optimum position for the screw occurs approximately at L/4.
A cavity with a loaded Q of 74 has a bandwidth of about 30 MHz
at a resonant frequency of 2.214 GHz. For a closed cavity of the
dimensions used in the design of the crossed-slot antenna, a theore-
tical unloaded Q of 1378 is possible. This would imply a lower limit
on the bandwidth of about 1.6 MHz. Pattern measurements shown in
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47--Variation of the E3 component 
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Fig. 49--A plot of the shift in frequency resonance of a single
closed cavity as a function of the depth of penetration of the
tuning screw.
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Figure 50 indicate that the element actually has a bandwidth a little
greater than 30MHz. The element shownin Figure 51 operates at a
center frequency of 2.200 GHz. The gain drops sharply at the out-of-
band frequency of 2.177 GHz. Figure 52 is a photograph of a four
element crossed-slot array. This array was used to test the proposed
method for constructing the full size 36 element array.
The original method of achieving circular polarization utilized
the excitation of two loops. One loop excited a TEl01 mode and the
other loop excited a TE011 mode (which is identical to the TEl01 mode
except that all of the components of the TE011 mode are perpendicular
to those of TEl01 mode). One of the loops was excited at a reference
time phase of 0° while the other loop was excited at a time phase of
90 ° . The crossed slots are aligned on the 45 ° diagonal with respect
to the square walls of the cavity as well as to the TEl01 and TE011
modes. However, the time phase is such that the resultant is that
required for a circularly polarized wave, i.e. two equal amplitude
waves 90 ° in time phase and in space quadrature.
Figure 53 shows the theoretical polarization patterns that are
obtained for time phase lags of 0°, 45 ° and 90 ° for comparison
purposes. Figure 54 shows the theoretical polarization patterns for
these same values of 5, but with one component one half the amplitude
of the other component. It is interesting to note from these two
figures that the null in a polarization pattern will not shift unless
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an amplitude imbalance exists in the system. Test of a single
crossed-slot antenna fed thru two loops were made for values of
between 0° amd 360 °. The resulting polarization patterns indicated
the presence of an amplitude mismatch. Furthermore, the degree of
mismatch seemed to be a function of _ since both a null shift and gain
variation were present.
The method that resulted in the nearest circular polarization
pattern utilizes a single coaxial input to only one of the loops with
the other loop terminated in a matched load. The feed system for this
method is greatly simplified since only one cable per antenna element
is required rather than a pair of phase critical cables and a two way
power divider per antenna element. A further benefit is that the
required circular polarization pattern is retained over a wider
bandwidth. However, the gain at the maximum, using the singly fed
loop, is about 3 db lower than with the method wherein two loops are
fed. A shorted termination was also tried in an attempt to improve
the gain of the singly fed loop. A 4 db improvement in gain was
measured as well as a high degree of circularity. However, the
shorted termination was quite narrow banded so the matched termination
method was used in the full size array. The success of this feed tech-
nique in the 36 element crossed slot receiving array may be seen from
the measured polarization pattern in Figure 55.
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Fig. 50--The average value of E+ (averaged overall values 
of $1 versus 8 for a single, isolated crossed-slot antenna. 
Polar chart No. 1270 
SCIENTIFIC-ATLANTA. INC. 
A T U U T I .  QEOlOeA 
F i g .  5 1 - - A  back v i e w  of the i n t e r i o r  of a s i n g l e ,  i s o l a t e d ,  
c r o s s e d - s l o t  antenna. 
F ig .  52--A back view of t h e  i n t e r i o r  of the four e l emen t ,  
crossed-slot array. 
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5. A Stripline Power Divider
A 36-way power divider is required for excitation of the 36
element array. A means of attaining a 36-way power division employing
seven 6-way power dividers is shown in the block diagram of Figure 56.
For the configuration of Figure 56, one ideally desires the following
properties for each of the 6-way power dividers operating under matched
input and output conditionsz
i) Equal power division into each of the six outputs;
ii) Equal phase at each output with respect to the input phase;
iii) A standing-wave-ratio equal to i;
iv) An insertion loss equal to zero.
Consider the hybrid-ring configuration of Figure 57 as a method
of achieving the above conditions for a 6-way power divider. Choosing
the characteristic impedance, Zo, of the hybrid-ring to be equal to
that of _I, _2' _3' _4' _5 and _6 requires that _7 have a characteris-
tic impedance'
Z' = 1.5Z o (120)
o
The matching transformer is required to match _8' with characteristic
impedance Zo to _7"
A model employing the above principles is shown pictorally in
Figure 58. This model is constructed of strip-line transmission line
with a quarter-wave transformer functioning as the impedance trans-
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F i g .  58--Photograph o f  t h e  6-way power d i v i d e r  c o n s t r u c t e d .  
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former of Figure 57. Measurementson this model yielded a V.S.W.R. of
2.2 ° and a maximum power deviation of 0.2 db from any two output part.
The connectors used in this model were constructed from TNC bulkhead
connectors. The use of TNC to stripline adapters should improve the
V.S.W.R. characteristics of these power dividers. The electrical
characteristics of these power dividers compare favorably with the
present coaxial reactive power dividers that are presently being used.
III. RESULTS
The results of contract NAS8-I1251at the end of the contract
period may be summarizedas follows:
(A) Direction Finding System - A prototype of the direction
finding system has been constructed and is presently being tested.
A computer study of the direction finder antenna has been conducted
in order to solve problems connected with the system.
(B) Digital Switching System - A switching system suitable for
use with the electronic phase shifters is under construction.
(C) Phase Shifter - An electronic phase shifter employing PIN
type diodes has been designed and constructed. The device is econo-
mical to manufacture and employs strip line construction. It provides
the phase shifts necessary to scan the antenna array in 22.5° in-
crements. A solid state device to drive the phase shifters was de-
signed and tested.
(D) Electronically ScannedAntenna Arrays - A prototype of the
6 x 6 scanning array at the receiving frequency of 2.214 GHzwas
constructed and tested. The results of these test show the rsdiation
patterns correspond closely with the theoretical predictions.
This summarizes the work completed at the close of the contract.
Any preliminary work not mentioned here may be found in the introduction.
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IV. CONCLUSIONS AND RECOMMENDATIONS
(A) The direction finding system chosen fulfills the require-
ments set forth in this report. The antenna array is composed of
haifwave dipoles. The mechanical assembly of the antenna is simple
and economical. The performance is satisfactory when mounted above
a conducting ground plane. The difficulty in obtaining a reference
signal and the null occuring overhead are overcome through the use of
simple logic circuitry.
It is recommended that future study concern improvements in the
antenna system. These would concern a reduction in the number of
pre-amplifiers, possible disposal of the limiters by use of an improved
antenna element and equipment survey to determine the feasibility of
solid-state phase measuring equipment.
(B) The digital switching system under construction should per-
form the required operations with no difficulties which may be antici-
pated at this time.
Future work could concern the application of micro logic circuitry
to reduce the size of the switching devices.
(C) The electronic phase shifter prototype constructed satis-
factorily fulfills the design requirements. The device performs
satisfactorily over the bandwidth allowing a deviation of _ 3°.
This is due to the phase lines employed in the phase shifter. The
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switching time is satisfactory and the insertion loss is low, being
only 1.2 db with a voltage standing wave ration of about 1.3:1.0.
The use of diode phase shifters at this frequency seems the best
choice in terms of economy, switching time and insertion loss. Ferrite
phase shifters are lossy, relatively expensive and lack switching
speed in this frequency band.
It is recon_nended that further study be conducted on the phase
shifter. Future considerations will be the employment of branch
couplers in place of the hybrid ring couplers. This will enable the
entire device to have a smaller physical size therefore allowing packaging
problems to be reduced as well as a reduction in material cost.
(D) The electronic scanning array produced beam pointings that
closely coincide with the calculated values. The device produces
elliptical polarization overhead with only one input to the antenna
feed cavity. The small number of elements employed in the array and
their simple construction lead to an economical scanning array. The
entire configuration is quite rigid and could easily serve in severe
environments.
It is recommended that further study be conducted on the scanning
array. These studies could include the improvement of dielectric
loading, improving of axial ratio and simpler packaging configurations.
The interface between the phase shifters and the scanning array might
benefit by further study, The construction of small radomes to cover
the transmitting and receiving arrays should be conducted.
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Construction of an all-stripline feed system for the array would
improve the packaging. Investigation of various means for suppressing
the sidelobes of the array for large scan angles could be a fruitful
future study.
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